Hardware description language

Results: 134



#Item
61Hardware verification languages / Logic design / Formal methods / Logic in computer science / Hardware Trojan / Property Specification Language / Runtime verification / SystemVerilog / Functional verification / Electronic engineering / Digital electronics / Hardware description languages

Security Checkers: Detecting Processor Malicious Inclusions at Runtime Michael Bilzor, Ted Huffmire, Cynthia Irvine, and Tim Levin U.S. Naval Postgraduate School Abstract—To counter the growing threat of malicious sub

Add to Reading List

Source URL: www.cisr.us

Language: English - Date: 2012-10-30 13:43:14
62Hardware verification languages / Property Specification Language / SystemVerilog / VHDL / Functional verification / Verilog / OpenRISC / E / Logic simulation / Electronic engineering / Electronic design automation / Hardware description languages

1 Evaluating Security Requirements in a General-Purpose Processor by Combining Assertion Checkers with Code Coverage Michael Bilzor∗ , Ted Huffmire† , Cynthia Irvine† , Tim Levin†

Add to Reading List

Source URL: www.cisr.us

Language: English - Date: 2012-10-30 13:43:13
63Application software / Operating system / Computer architecture / Device driver / Computer engineering / Hardware description language / Principles and Practice of Engineering Exam / Computer / Software / Electronic engineering / Digital electronics / Technology

THE NATIONAL COUNCIL OF EXAMINERS FOR ENGINEERING AND SURVEYING

Add to Reading List

Source URL: cdn2.ncees.co

Language: English - Date: 2014-12-15 15:51:12
64MIPS architecture / Instruction set / Hardware description language / R4000 / 64-bit / Reduced instruction set computing / Computer architecture / Instruction set architectures / Bluespec /  Inc.

Bluespec Extensible RISC Implementation: BERI Hardware reference

Add to Reading List

Source URL: www.cl.cam.ac.uk

Language: English - Date: 2014-07-14 10:37:05
65VHDL / Altera Quartus / Computing / Digital electronics / Inter-process communication / Hardware description language / Electronic engineering / Field-programmable gate array / Nios II

Creating Qsys Components[removed]

Add to Reading List

Source URL: www.altera.com

Language: English
66Computer memory / Electronics / Computer / Computing / CPU cache / Hardware description language / Instruction set / Central processing unit / Computer hardware / Digital electronics

University of Kentucky UKnowledge Theses and Dissertations--Electrical and Computer Engineering

Add to Reading List

Source URL: aggregate.org

Language: English - Date: 2013-05-02 13:31:25
67Hardware verification languages / Formal methods / Technical communication / Property Specification Language / VHDL / Accellera / Verilog / Formal verification / Specification / Electronic engineering / Electronic design automation / Hardware description languages

Property Specification Language Reference Manual Version 1.01 April 25, 2003

Add to Reading List

Source URL: www.eda.org

Language: English - Date: 2003-04-25 10:33:06
68Education / Altera Quartus / Field-programmable gate array / Altera / Nios embedded processor / Joint Test Action Group / National Institute of Open Schooling / Hardware description language / Embedded system / Electronic engineering / Electronics / Nios II

Nios II Hardware Development Tutorial Nios II Hardware Development Tutorial 101 Innovation Drive

Add to Reading List

Source URL: www.altera.com

Language: English - Date: 2011-05-11 18:31:55
69Hardware description languages / SystemVerilog / Accellera / Verilog / Phil Moorby / E / Parallel Random Access Machine / Electronic engineering / Electronic design automation / Hardware verification languages

SystemVerilog 3.1a Language Reference Manual

Add to Reading List

Source URL: www.eda.org

Language: English - Date: 2004-05-13 18:43:42
70Analog signal / Electronic design / Video signal / Digital / VHDL-AMS / Verilog-A / Electronic engineering / Electronics / Hardware description languages

1. ASSIGNED PROJECT NUMBER[removed]TITLE OF DOCUMENT IEEE Standard for Extensions to Standard Test Interface Language (STIL) (IEEE Std[removed]for Analog and Mixed Signal Environments 7. WORKING GROUP INFORMATION:

Add to Reading List

Source URL: grouper.ieee.org

Language: English - Date: 2005-11-29 11:58:17
UPDATE